Test Procedure for Erasable Programmable Logic Devices by Jones, Mark Loyd
TEST PROCEDURE FOR ERASABLE 
PROGRAMMABLE LOGIC 
DEVICES 
By 
MARK LOYD JONES ,, 
Bachelor of Science in Electrical Engineering 
Oklahoma State University 
Stillwater, Oklahoma 
1985 
Submitted to the Faculty of the 
Graduate College of the 
Oklahoma State University 
in partial fulfillment of 
the requirements for 
the Degree of 
MASTER OF SCIENCE 
May, 1987 
:•. 
' . : 
.. ~. 
. . .~ 
.
... !~ .. 
:. 
~sis 
1'18'7 
T'l8b 
(!or-~ .. 
TEST PROCEDURE FOR ERASABLE 
PROGRAMMABLE LOGIC 
DEVICES 
Thesis Approved: 
Thesis Adviser 
i i 
12~/56'72 J 
PREFACE 
This study was begun to fulfill part of contract number 01-3374 
with Sandia National Laboratories in Sandia, New Mexico. I am indebted 
to Dr. David Soldan, formerly of Oklahoma State University, for 
inc 1 ud i ng me in the research project. A report of the entire project 
entitled "Sandia Sea Lance Telemetry Testing" was submitted to Sandia 
National Laboratories in January, 1987. 
I wish to express my sincere gratitude to my original advisory 
committee members, Dr. David Soldan, Dr. Randy Reininger, and Dr. 
Richard Cummins. Thanks is especially due to Dr. David Soldan for 
remaining on my committee after moving away from Stillwater, Oklahoma to 
Wichita, Kansas. 
never have been 
Without his advice and direction, this thesis would 
completed. Special thanks is also due to Dr. 
Ramachandra Ramakumar for joining my committee after Dr. Reininger moved 
away. Dr. Ramakumar has been a great help in proof-reading and 
answering the many questions I could not ask Dr. Soldan without a long 
distance phone bill. 
I appreciate the exceptional job my brother Dan Jones has done on 
the figures. He and the rest of my family have been excellent 
support. I would also like to thank the Electrical Engineering 
Technology Department and Dr. Perry McNeil for the teaching job on 
campus which has helped me pay the bills while completing the 
requirements for my degree. 
iii 
TABLE OF CONTENTS 
Chapter 
I. INTRODUCTION .. 
II. PLA TESTING .. 
2.1 Logic Circuit Testing. 
2.2 Fault Models ..... . 
2.3 Test Generation Routines 
III. EPLD TESTING ......... . 
3.1 Output Configuration .. 
3.2 . PLA Test Modification .. 
IV. SUMMARY AND CONCLUSIONS ..... 
REFERENCES. 
APPENDIXES. 
4.1 ALTERA EP300, EP1200 ..•. 
4.2 ·Recommendations •...•. 
APPENDIX A - ALTERA EP300 
APPENDIX B - ALTERA EP1200. 
iv 
Page 
1 
3 
3 
5 
10 
12 
15 
21 
28 
28 
29 
31 
32 
33 
47 
LIST OF FIGURES 
Figure 
1. Tests for Stuck-at Faults . 
2. Crosspoint Fault Test •. 
3. Short Fault Test Sample . 
4. A Typical PLA ... 
5. General Output Cell • 
6. Sequential Output, Combinational Feedback •. 
Page 
6 
8 
9 
13 
14 
17 
7. Sequential Output, Sequential Feedback • . . . • • . • . • • • 17 
8. 
9. 
10. 
Sequential Output, Output Feedback. 
Combinational Output, Combinational Feedback. 
Combinational Output, Output Feedback .•.• 
11. Combinational Output, Sequenctial Feedback. 
12. Combinational Output, Latched Feedback •. 
13. Sequential Output, Latched Feedback .•. 
v 
17 
18 
18 
18 
20 
20 
CHAPTER I 
INTRODUCTION 
The production of electronic circuitry is a highly competitive 
industry. Electronic systems must be manufactured and assembled in the 
most cost effective way possible. Additionally, the reliability of 
devices, components, and systems must ·be continually improved to stay 
competitive. Improvements in cost and reliability can be obtained at 
several levels of the manufacturing process: a) component level~ b) 
circuit board level,. c) subsystem level, and d) systems level. Com-
ponent .manufacturers are attempting to optimize the construction pro-
cesses to produce high reliability components. Circuit designers are 
working to create the most efficient circuit board layouts possible. 
Automatic manufacturing techniques are being introduced to improve the 
yield of manufacturing processes. Testing is being used to achieve cost 
efficient reliability at the board, subsystem, and syste~s levels. 
Electronic circuit testing is being conducted at many stages of the 
manufacturing process. Incoming devices are tested by manufacturing 
quality assurance, circuit boards are subject to in-circuit testing and 
functional testing[!], and functional systems test is used as a final 
check before shipping a complete product. 
Programmable devices however, need an extra testing stage. After 
programming, the devices should be fested to assure that the des ired 
function has been stored in each component. Frequently used 
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programmable devices now include Programmable Logic Arrays (PLAs), Read 
Only Memories (ROMs), and Erasable Programmable Read Only Memories 
(EPROMs). Another recently introduced programmable device is the 
Erasable Programmable Logic Device (EPLD). Several companies are now 
producing EPLDs. 
The EPLD is similar to a Programmable Logic Array (PLA) in that it 
has the programmable sum of products matrix. In addition, the EPLD has 
the capability of sequential operation. Each sum of products term has a 
flip-flop on the output which can be used or bypassed. There are also 
se 1 ectab 1 e modes on each sum of products which can be used to provide 
feedback. Other additional features included in some EPLD•s are varied 
numbers of product terms on each OR, shared AND terms on adjacent oR•s, 
and buried register for more complicated logic functions[2]. 
CHAPTER II 
PLA TESTING 
Though the EPLD has many similarities to a PLA, the variations 
described above make testing a much more complex task. One must con-
sider the optional feedback, registers, shared terms, clocking, and 
selectable I/0. The addition of sequential operation alone multiplies 
the number of pass ib 1 e tests by the tot a 1 number of states. There is 
also the problem of getting the device to the desired state before each 
test. Clearly, the differences between PLAs and EPLDs make the PLA test 
techniques insufficient to test an EPLD. However, PLA techniques can be 
used with restrictions or modifications, because most of the EPLD ar-
chitecture is identical to that of a PLA. 
2.1 Logic Circuit Testing 
All testing of circuits consisting of logic functions is conducted 
by some sort of test generation routine or program. The program is 
based on an algorithm to generate sets of inputs for the circuit which 
produce known outputs for the function. The sets of inputs or test 
patterns will test for all faults which would result in the circuit 
having a different output from the fault free circuit. The object of 
the test generation routine is then to generate a set of test patterns 
which will test for all or nearly all possible faults that may occur in ,, 
the circuit. 
3 
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The most complete set' of test patterns is the exhaustive test 
set. This consists of all possible combinations of the inputs. For a 
purely combinational circuit with n inputs 2n test patterns would be 
required. If the circuit were sequential, then the outputs would not 
only depend on the current inputs but also on the current state of the 
clocked devices, most commonly flip-flops. With m flip-flops added to 
the above combinational circuit, there are now 2n times 2m total tests 
for exhaustive testing[3]. To give this emphasis consider the case 
where a combinational circuit has twelve inputs requiring 212 or 4096 
tests. Then, if only ten flip-flops were added, the number of tests 
would increase to 212 times 210 or 4,194,304. Clearly, the addition of 
flip-flops, like the ones present in EPLDs, makes testing a much larger 
task than the purely combinational PLA. This also shows how exhaustive 
testing can become a nearly impossible task. 
There is more strategy involved in testing than the simple gen-
eration of an exhaustive test set. One only needs to test for each 
fault once. For this reason, models have been devised to describe the 
kinds of possible faults. These models are used to define all the 
possible faults first, then tests are generated to detect all the faults 
with the fewest number of test patterns possible. For a PLA with 16 
inputs, 48 product terms, and 8 outputs, it has been shown[4] that with 
one set of fault models, the test set can be limited to a maximum of 
1920 tests as opposed to the 216 or some 65,000 tests for exhaustive 
testing. The actual test set used is often realistically only one 
quarter of this limit for a common PLA circuit[4]. 
5 
2.2 Fault Models 
All current test techniques have some way of modeling expected 
• 
faults in the test generation routine. In PLA testing there are three 
single fault models in common use. They are the stuck-at model, the 
crosspoint model, and the short model. All three models are ways of 
looking at the possible failures in any given device. These faults 
could have been caused by a number of different factors, but the tester 
initially only wants to detect the presence of such a fault. The models 
are classifications of types of defects common to PLAs. None of these 
models are mutually exclusive, but tests generated for each model result 
in many redundant tests. For that reason, a large part of any test 
generation routine is to remove these unnecessary tests and to reduce 
the time it takes to test each device. To reduce the number of tests 
needed to completely test the device, it is necessary to use test pat-
terns that detect the largest number of faults. These are all con-
siderations in PLA testing based on fault models[4-14]. 
The stuck-at model looks at device faults in terms of the way they 
look to the rest of the circuit. The concept is that many missing 
connections or shorts appear to be lines stuck at a logical 1 or a 
logical 0 (a high or low voltage). This kind of fault prevents the 
inputs from having any effect on the affected 1 ine. So, for all prac-
tical purposes the line is stuck. Various kinds of failures in chip 
construction result in different stuck-at values in different man-
ufacturing processes. One example of a test set for all stuck-at faults 
for a simple PLA circuit is shown in Figure 1. The first column shows 
the inputs A, B, C, and D. The second column gives the output for a 
fault free circuit with the given inputs. The third column gives the 
A 
B c D S(l) S(2) 
~ 6 l:_oj 8 
-
- - -
A B B c c D D W(l) 
W(2) 
W(3) 
W(4) 
ABCD S(l)S(2) Stuck Fault Detected 
0111 1 1 Aw (1), BW ( 2) 
1000 1 1 BW(1),AW(2),AW(3),SW(4) 
0110 1 1 cw ( 3 ), cw ( 4 ) 
0101 1 1 ow ( 3 ) ' ow ( 4 ) 
1111 0 1 S(l)W(l) 
0000 0 0 S(1)W(2),S(2)W(3) 
1100 0 0 S(2)W(4) 
T = {0111,1000,0110,0101,1111,0000,1100} is the set of tests 
that detects all the single stuck faults. 
SOURCE NO. 14 
Figure 1. Tests for Stuck-at Faults 
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faults tested and the W line used to pass the fault to the output. This 
example is based on the description of a PLA as a NOR-NOR combination 
which is identical in function to an AND-OR arrangement. The function 
can be understood by considering the W lines to have the value of a NOR 
of all those inputs connected to them with the dots. The S lines have 
the value of a NOR of theW lines similarly connected[14]. 
The crosspoint model covers a larger set of faults than the stuck-
at model. This model looks at the presence and absence of a connection 
at the programmable crosspoints in the AND and OR arrays. The tests 
generated on the crosspoint model check that the connections in the 
arrays are present at·only the correct places. A sample test set for a 
four input single output portion of a PLA is shown in Figure 2. The one 
assumption is that an open line appears to be stuck at a logical 1. I . 
Note that all eight possible crosspoint faults c~n be tested with only 
four tests. The crosspoints which are meant to be connected, denoted by 
the dots, are tested to see if the crosspoint is not present, while the 
crosspoints which are not desired are tested to see if they are· er-
roneously connected[14]. 
The short model tests faults which are the results of more severe 
manufacturing failures. These faults are most often detected by the 
manufacturing quality analysis tests. The faults described by· this 
model are actual shorts between neighboring circuit paths. These may be 
between two metal lines, two diffusion lines, two polysilicon lines, or 
any combination of two different lines. In most processes the result of 
this kind of fault fs a wired-AND between the two lines. This causes 
the two lines to have the same value. Figure 3 shows an example of a 
short fault using a simple four input OR gate. The assumption is that a 
8 
A B c D 
1 2 3 4 5 6 7 8 9 
A B C D F Cross points Tested 
1 0 l 0 1 1 
0 0 0 0 1 6 
0 1 1 1 0 2,3,5,7,9 
0 0 1 0 0 2,4,5,8,9 
Figure 2. Crosspoint Fault Tests 
A--------\ 
B--------t 
c _______ --t 
o _______ __, 
(a) Desired Circuit 
A ___ ..... __ ---\ 
B ___ _., ___ -t 
c _______ ..... 
o _______ __, 
(b) Faulty Circuit 
A-.....r-""" 
B ~--~ 
c _______ --t 
o _______ __, 
(c) Faulty Circuit Equivalent 
Test Pattern: 
ABCD F 
1000 1 
if Faulty F=O 
Figure 3. Short Fault Test Sample 
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short results in an AND of the two connected 1 ines[3]. For the given 
sample test pattern it is clear to see that the fault free output would 
be a 1, but when A and B are connected the value for F is now 0. In a 
PLA or EPLD there are many parallel lines which can produce this kind of 
fault if there happens to be an electrical connection. 
All of these models are based on the assumption that there is only 
one fault or a number of faults that do not mask each other. This 
assumption is true in most cases, but there are still some failures 
which are not detected as a result of the few instances it is not 
true. 
model 
For this reason, some test routines also include a multiple-fault 
which attempts to detect a fault in the presence of other 
faults[9,10]. 
2.3 Test Generation Routines 
Though the fault models are similar, there are still many stra-
tegies to developing the optimum test generation routine. Some al-
gorithms approach the task of testing from the function the circuit 
represents. Often called functional level testing, the tester checks to 
make sure the programmed device exercised· the desired function[ll]. 
Less attention is paid to the device hardware while attention is focused 
on the outputs presenting the intended function of the inputs. Many 
articles have been written on similar ways to generate tests for PLAs 
and complex combinational circuits. The test generation routines differ 
in the way the PLA structure is described, the order of the fault model 
covered first, and the fault models themselves. Each routine places a 
different emphasis on program size, memory conservation, test set min-
imization, and program each of use[4-11,14]. 
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One approach, taken by Charles W. Cha[14], looks at the fact that 
the three single fault models contain many redundant tests. One fault 
is often tested by many test patterns. To prevent the waste of time to 
generate and then de 1 ete or run the extra tests, Cha shows that most 
stuck-at faults and short faults are tested for using the test set for 
all crosspoint faults. For this reason, Cha proposes that the tests for 
all crosspoint faults be generated first, and then the select classes of 
stuck-at faults and short faults be generated to complete the set. 
CHAPTER III 
EPLD TESTING 
As stated earlier, an EPLD is similar in architecture to a PLA. 
Figure 4 is a simplified diagram of a standard PLA. An EPLD contains an 
entire PLA structure with the addition of a must more complex structure 
on each output line. Each output structure along with its combinational 
PLA-like function is called a macrocell. A general output cell is shown , 
in Figure 5. The two blocks containing open connections are pro-
grammable with the crosspoints of the PLA portion of the device. The 
enab 1 e on the output is often a programmab 1 e function of the inputs. 
The enable and the feedback make it possible to use the output line as 
an alternate input. Thus, it is labeled as an I/0 line instead of just 
the output. 
Testing EPLDs is different than testing PLAs because of the EPLo•s 
capability for both combinational and sequential operation. For a 
purely combinational circuit, such as a PLA, the output is a function 
only of the current inputs. For sequential circuits, the output may 
depend not only on the inputs to the circuit but also on the current 
state of the circuit. As a result, it is important to control not only 
the inputs but also the state of the circuit when testing EPLDs. 
The ease of testing an EPLD circuit depends on the output scheme of 
the programmed circuit. An EPLD that realizes a purely combinational 
circuit without feedback can be tested using techniques developed for 
12 
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PLAs. However, when flip-flops are included on the output or there is 
feedback, the flip-flop value or the feedback value needs to be known or 
present before each test. 
In this discussion the word feedback will be used to describe any 
output value routed into the input of some other portion of the EPLD, 
not necessarily back into the same macrocell. If true feedback is 
meant, it will be stated as feedback into the same macrocell. 
For testing purposes it is important to have flip-flops that can be 
preset to the desired value. This capability is very helpful when the 
flip-flop output value is fed back into some part of the circuit. The 
feedback value may not be the flip-flop value, but the sum of products 
value which would require the inputs set for the desired output for 
feedback and also for the test on the next portion of the circuit. This 
condition places so many requirements on the inputs that it is often not 
possible to find inputs to meet them all. Thus, some configurations 
prevent testing for all possible faults. 
A similar problem is the programmable tri-state output enable. To 
read the output of a test the enable must be active or the value of the 
output stored in the flip-flop and then the tri-state enabled. If the 
input pattern required to enable the tri-state contradicts the test 
inputs then it may be necessary to use the I/0 line which is the normal 
output for the circuit as the input for the feedback value. Then the 
tri-state can be enabled after the test to read the test output if the 
feedback was to the sam~ macrocell. 
3.1 Output Configuration 
The options on the output need to be looked at individually to 
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present a complete testing procedure. Each of the output configurations 
is presented and then each one is discussed for testing purposes after-
wards. The general output cell shown in Figure 5 was used as the 
guide. Figures 6 through 11 show the output configurations for each of 
the six possible selections. Figures 12 and 13 show the output con-
figurations if an input latch is added to the input path for the I/0 
line. 
Figure 6 shows the case of sequential output with combinational 
feedback. The output must be clocked through the flip-flop and the 
output enabled for the function value to be observed at the I/0 pin. 
The combinational result is fed back immediately without the need of a 
clock pulse. 
The second case, shown in Figure 7 has sequential output and se-
quential feedback. The output can be seen as in the previous case when 
the input is set followed by a clock pulse and the output enabled. The 
only difference in this structure is the position of the feedback. The 
value fed back is now the output of the flip-flop. 
Sequential output with output feedback is shown in Figure 8. In 
this case the output is seen in the same way as in the previous two 
cases, but now the feedback is from the I/0 line itself. The feedback 
path could be used for just that, or it could be used for an input, 
depending on the state of the enable. 
Figure 9 shows the case of combinational output with combinational 
feedback. In this case the output can only be seen if the tri-state 
output is enabled while the inputs for the test are still valid. As in 
some of the previous cases, the requirement that the .tri-state be en-
abled restricts the allowable inputs. Like the earlier combinational 
17 
Enable 
~----~----~0 Q~----------~ 
I/0 
Feedback __ _, 
Figure 6. Sequential Output, Combinational Feedback 
Enable 
0 Q 
~----------~ ~----~----~ 1/0 
Feedback 
Figure 7. Sequential Output, Sequential Feedback 
Enable 
~----------~0 Q~----------~ 1/0 
Feedback --------------------------------~ 
Figure 8. Sequential Output, Output Feedback 
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Enab 1 e 
I/0 
Feedback __ __, 
Figure 9. Combinational Output, Combination Feedback 
Enable 
I/0 
Feedback------------' 
Figure 10. Combinational Output, Output Feedback 
Enal be 
>-___._...._. D Q ....__ 
Feedback ____ _._ __ __. 
Figure 11. ··Combinational Output, Sequential Feedback 
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feedback case, the feedback value is the output of the sum of products 
array. 
The output configuration shown in Figure 10 has a combinational 
output with output feedback. In this case the output is i dent i ca 1 to 
that in Figure 9. however, the feedback is different. The feedback is 
once again from the macrocell output. Therefore, the feedback path 
could be used as another input instead of using the macrocell for out-
put. 
Figure 11 shows the case of combinational output with sequential 
feedback. The output can be seen as in the previous two con-
figurations. The feedback is the output of the flip-flop even though 
the flip-flop is not used for the macrocell output. For this con-
figuration, the clock pulse is only needed to propagate the com-
binational function result through the flip-flop for feedback. 
Figure 12 is identical to Figure 10 ~ith the addition of an input 
latch in the feedback path. The output is not affected by the change, 
but the latch must now be enabled to validate the feedback value. 
Unlike the flip-flops used for sequential operation, the latch requires 
the des ired feedback va 1 ue to be present at the input of the 1 atch at 
all times that the latch is enabled. This requirement may or may not be 
a consideration but is merely presented as the difference in the pre-
vious cases and this one. 
Figure 13 is identical to Figure 8 except for the added input 
latch. Once again the output path is not changed, but the input latch 
must be enabled for the feedback value to be validated. 
20 
Enable 
1/0 
Feedback Latch 
Figure 12. Combinational Output, Latched Feedback 
Enable 
~----1/0 
Feedback Latch 
..,.. ____ _, 
Figure 13. Sequential Output, Latched Feedback 
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3.2 PLA Test Modifications 
As discussed in many other papers[4-11,14], the efficient testing 
of array patterns requires a close look at the circuit layout. Because 
of the similarities between PLAs and EPLDs, the most efficient approach 
to EPLD testing procedures is to begin with a PLA test generation 
algorithm and detail the changes required to make an EPLD test 
program. Each of the different output configurations described earlier 
presents a different set of problems. They are discussed separately in 
the same order used before. 
The case of sequential output with combinational feedback was shown 
in Figure 6. If true feedback is present (the feedback value is used as 
an input in the same macrocell), then the feedback value is always equal 
to the combinational result. If the normal combinational logic is used, 
meaning the combinational logic can be described as a NOR-NOR two level 
circuit, then crosspoints meant to be connected which are activated by a 
0 on the feedback path cannot be tested. The crosspoint cannot be 
tested because testing for the absence of the crosspoint requires the 
crosspoint to be activated. Placing a logical 1 on the crosspoint 
produces a 1 on the combinational output (given the line as the only one 
activated so its effect can be seen at the output). This value is 
different than the feedback value needed to activate the crosspoint, so 
an unstable condition is present and the test output cannot be held for 
observation. A similar condition is present for circuits using an 
inverted combinational circuit which could be· described by a two level 
NOR-OR combination. The difference is that crosspoints to be made which 
. are .activated by a 1 on the feedback path cannot be tested. In both 
cases the feedback value is not the same as the output it produces. If 
22 
true feedback is not present then the tests for a similar PLA com-
binational circuit will test all possible faults in the EPLD. 
In all cases the test generation routine must be free to set each 
input to a macrocell to the desired inputs for each test. If an input 
to one macroce 11 is the output from another macroce 11 then the output 
used must be first set to the desired value along with the other inputs 
for the test. In some cases the inputs required to set the value re-
ceived from the other macrocell will contradict those needed for the 
test. For example, consider the situation where to macrocells with 
sequent ia 1 output and combination a 1 feedback are interconnected. Each 
one has the same logic function except for one input. The first mac-
rocell used all primary inputs while the second macrocell uses the 
feedback from the first macrocell as one of its inputs. If the inputs 
required to set the output value on the first macrocell for the desired 
value to be used in the test of the second macrocell contradict in even 
one input required for the remainder of the second macrocell test then 
the test is not possible. So, in EPLD tests the restriction is present 
that not all tests may be possible because of contradictory inputs 
needed. From here on this requirement will be understood as a given 
restriction. 
The case of sequential output with combinational feedback also has 
another possible complication. If the inputs required for the test do 
not contradict the output being enab 1 ed then the test can be run as 
follows. First, the test inputs are set to the desired values. Second, 
the clock must be pulsed to validate the output of the flip-flop. 
Third, the value of the output may be compared to the fault-free output 
desired. If the enable requires inputs not compatible with the test 
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inputs, then the inputs must be changed to those needed to enable the 
output, and finally, the output may be observed. 
Sequential output with sequential feedback shown in Figure 7 has 
much fewer problems in testing. If true feedback is present then the 
flip-flop output Q can be preset to the feedback value desired. If the 
preset is not used, then the feedback value could be ~et by setting up 
the appropriate inputs to give the desired output, and the value clocked 
to the Q on the flip-flop. Then the inputs may be set for the test. At 
this point all the inputs are valid, and the output from the com-
binational part of the circuit is at the input to the flip-flop. Then 
the clock must be pulsed to validate the output through the flip-flop. 
Now, the value of the feedback does not matter because the output from 
the test is stored and the combinational circuit is not longer important 
for the test. Then, if the inputs required for the enable are not 
compatible with those of the test then the inputs must be changed to 
enable the output. Otherwise, the output is already valid for the test 
pattern just used. If true feedback is not used, the test procedure is 
the same as with true feedback without the need to preset Q. 
The output configuration in Figure 8, sequential output with output 
feedback, requires many more considerations. If true feedback is used, 
there are three ways to set the feedback. If the output can be enabled 
with the ·test inputs set, then the Q may be preset to the desired 
feedback value. If the output can be enabled with the test inputs set 
and the Q is not preset, then the inputs may first be set to give the 
feedback va 1 ue as the output, and the clock pulsed to set Q. If the 
enable cannot be set at the same time that the test inputs are set, then 
the only way to set the feedback value is to use the I/0 pin as an input 
24 
for the value desired. For the first case (Q preset), the test inputs 
must be set and then the clock pulsed to allow the test output to be 
observed. In the second case, the Q must be loaded first, the test 
inputs set, the c 1 ock pu 1 sed, and then the test output may be ob-
served. In the third case, where the output is not enabled while the 
test inputs are valid, the test procedure is a little longer. First, 
the test inputs must be set. Then, the I/0 pin must be set to the 
desired feedback value. Third, the clock must be pulsed to save the 
combinational circuit output. Then the I/0 pin must be freed from input 
by removing the controlled feedback value. Fifth, the inputs may be 
changed to enable the output, and last, the output may be observed. if 
true feedback is not present, the only problem is the output enable. If 
the output is not enabled during the test, then the inputs must be 
changed after the test result has been clocked into the Q of the flip~ 
flop. If the output is enabled during the test, then the test output 
need only be clocked to the output of the flip-flop to be observed. 
Figure 9 shows one of the most restrictive output configurations 
for feedback; combinational output with combinational feedback~ If true 
feedback is used, then only those tests which produce the same output as 
the feedback value needed for input may be run. The reason is that the 
only way to set the feedback value is through the combinational circuit 
output of the macrocell. If true feedback is used, then one must again 
1 ook at the output enab 1 e. If the output is enab 1 ed during the test, 
then the output may be observed. However, if the output cannot be 
enabled during the test then there is no way to observe the output from 
the test. There is no way to hold the output while the output is en-
abled. So, for this configuration with true feedback, the only possible 
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tests are those with the same valued output and feedback with the output 
enabled while the test inputs are set. If true feedback is not used, 
then the only restriction is the requirement that the output be enabled 
during the test. If the output cannot be enabled while the test inputs 
are valid, then the test output cannot be seen. 
The case of combinational output with output feedback, shown in 
Figure 10, is a little less restrictive. If true feedback is used the 
same restrictions are present as those discussed for the case of com-
binational output and combinational feedback. The requirements for 
observable tests are those with output equal to the feedback value used, 
with the output enabled while the test inputs are valid. If true feed-
back is not used then the only tests possible are still those which can 
have the output enabled during the test. The advantage of this con-
figuration over the last one is that the feedback value can be set by 
using the I/0 1 i ne as an input if the feedback va 1 ue is used by another 
macrocell and the output can be disabled during the test. If the test 
inputs for another macrocell using the feedback from this cell cause the 
output to be enabled, the only way to assign a value to the feedback is 
to set the inputs to give the desired feedback value on the output. If 
the test inputs on the other macrocell cannot be set at the same time as 
the inputs are set for the feedback value, then the test is impossible. 
The output configuration shown in Figure 11, combinational output 
with sequential feedback, only uses the flip-flop for feedback. If true 
feedback is used, then the feedback value may be set by presetting the Q 
to the desired value. If the preset is not used, then the inputs must 
be set to produce the same output va 1 ue as the feedback va 1 ue needed, 
and the result clocked through the flip-flop to load Q. With the 
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feedback value set, the only test restriction, a result of the output 
not being saved, is that the only observable test results are those 
which can enable the output while the test inputs are valid. Since the 
output is combinational, the clock need not be pulsed to propagate the 
output. So, to test with true feedback, the feedback value must be set 
by one of the two methods mentioned, and then the inputs set to the test 
values. If true feedback is not used then again only those tests which 
can allow the output to be enabled while the test inputs are set may be 
observed. 
Figure 12 shows the same output configuration as Figure 10, with 
the added latch on the feedback path. This case of combinational output 
with latched feedback removes one of the restrictions of the case where 
there was only output feedback. The test output is not required to be 
the same as the desired feedback value. Using true feedback, the feed-
back value may be set by disabling the output, setting the I/0 pin to 
the value of the feedback, pulsing the latch enable, and removing the 
I/0 value. Then the other test inputs may be set for the desired 
test. There is still the requirement that the output must be enabled 
during the test, or the test· result cannot be observed. This re-
striction is also true for the case where true feedback is not present. 
Sequential output with latched feedback, shown in Figure 13, re-
moves some of the restrictions experienced for the case of sequential 
output with output feedback, shown in Figure 8. In· this case,· the 
feedback value may be set by disabling the output, setting the I/0 value 
to the feedback desired, and pulsing the latch enable. Otherwise, the Q 
must be set by preset, or clocking through a value, the output enabled, 
and then the latch enable pulsed. All other considerations are the same 
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as those discussed with reference to Figure 8. 
CHAPTER IV 
SUMMARY AND CONCLUSIONS 
The EPLD testing problems are a result of the conflicts in the 
necessary input values to conduct the tests. The most frequent problem 
is the conflict between the combinational tri-state output enable and 
the sum-of-products test patterns. If the enable logic were done using 
mutually exclusive inputs from the inputs used in the rest of the EPLD 
then the conflicts would be eliminated. The other major problem is 
combinational feedback. The requirements to set the inputs for one sum-
of-products to produce the feedback value used for another or the same 
macrocell is too much to allow adequate coverage of possible faults with 
the nonconflicting input combinations remaining. The only possible 
efficient test would look at the four level logic function resulting 
from the combination of macrocells connected by combinational feedback 
links. Then, one must deal with the increase of untestable faults as a 
result of the higher order function. Most other problems are a result 
of the inconvenience of having to clock values through at the 
appropriate time. With the control of the feedback path the EPLO can be 
tested with the same test patterns used for testing a similar PLA. 
4.1 ALTERA EP300, EP1200 
This paper was written with the ALTERA EPLDs in mind. The output 
configurations discussed are all the possible geometries of the ALTERA 
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EP300 and EP1200. The data sheets for the two devices are included in 
Appendix A and Appendix B respectively. The input latches are only 
present in the EP1200 when the proper clocking schemes are selected. 
The EP1200 also does not have as many options for the basic output 
configuration. It does not have purely combinational feedback, but only 
combinational feedback through the output path. 
The greatest problems in testing the ALTERA EP300 and EP1200 are in 
the EP1200 geometry. The shared product terms create a different con-
sideration when generating test patterns. If one macrocell using the 
shared term combinationally feeds the second macrocell, then that whole 
shared term may only have one value if it is required to set the feed-
back. The other problem is the buried registers. The values in the 
buried registers must be set to the desired values by the preset or the 
appropriate input combination and the flip-flop clocked to lock in the 
value. Because of the clocking of values in other flip-flops for test-
ing, the value of the buried register may need to be stored for each 
test. Other conflicts could arise if the inputs for more than one 
feedback value conflict. Then the tests would be limited to those that 
did not contradict each other, resulting in possible faults not being 
tested. 
4.2 Recommendations 
To make the EPLO circuits as testable as possible, a few objectives 
should be kept in mind. If at all possible, the enable ~hould be act-
ivated using its own input or inputs not dependent on those used in the 
rest of the device. The use of combinational feedback should be 
avoided. If combinational feedback is necessary, it does help to use 
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output feedback so that the feedback value could be set using the output 
pin as an input. Macrocells with presettable flip-flops should be used 
over buried registers which are hidden from the device outputs. Other 
extra functions 1 ike shared terms may or may not prevent testing, but 
they do make testing more complicated for the most part. All of the 
recommendations if followed, may still not yield a completely testable 
EPLD design. However, they will help meet one of testing's chief aims, 
achieving the maximum fault coverage. 
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APPENDIX A 
ALTERA EP300 
34 
• Programmable replacement for conventional 
fixed logic. 
• EPROM technology allows reprogrammability, 
ensures high programming yield and ease of use. 
• Second generation programmable logic 
architecture allows up to 18 inputs and 8 outputs. 
• Each output is User Programmable lor 
combinatorial or registered operation, in active 
high or low mode. 
• Each output also has an independently User 
Programmable feedback path. 
• Extra product terms provide a logical 
synchronous Preset and asynchronous Reset 
capability to all registers. 
• Preload for more complete testability. 
• Design Protection feature protects proprietary 
designs from competitors and protects the user 
from inadvertant programming. 
• CMOS for low power, high reliability operation. 
• Packaged in space saving 1300 mil) 20 pin 
package. 
CONNECTION DIAGRAM . 
FIG.1 
Vee 
110 
110 
110 
110 
110 
110 
1/0 
110 
GND 1/Vpp 
GENERAl DESCRIPTION 
TheAL TERAEP300combinesthepower 
flexibility, and density advantages of CMOS, 
EPROM technology with second generation 
programmable logic array architecture. This 
combination defines a new capability in 
electrically programmable logic. The EP300 
utilizes the familiar sum-of-products archi-
tecture which allows users to program com-
plex custom logic functions quickly and 
easily. Up to 18 inputs and 8 outputs are 
provided, with eight product terms and a 
separate Output Enable term for each output. 
A unique feature of the EP300 is the 
ability to program each output architecture on 
an individual basis. This gives the user the 
flexibility to assign either combinatorial or 
registered output, in either active high or 
active low mode, to each output pin. In 
addition, the feedback path can be pro-
grammed independently of the output to be 
either combinatorial, registered, or 110. 
The AL TERA EP300 features a Syn-
chronous Preset and Asynchronous Reset 
capability to all output registers, along with 
automatic power-up reset. Another unique 
feature of the EP300 is the ability to preload 
output registers to any desired state. This 
capability is essential to permit full logical 
verification during testing. 
ALTERA CORPORATION 
3525 MONROE STREET, 
SANTA CLARA, CA 95051 
(408) 984-2800 
REV. 3.1 
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FUNCTIONAL DESCRIPTION 
A block diagram of the EP300, along with logic 
diagrams of the 110 Architecture Control function and 
tHe Logic Array Macrocell are shown in figures 2 
through 6. The EP300 is organized in the familiar sum-
of-products format with a total of 7 4 product terms and 
36 input lines. 
At each intersecting point in the logic array. 
there exists an EPROM type programmable connec-
tion. Initially, all connections are made. This means 
that both the true and complement of all inputs are 
connected to each product term. Connections are 
opened during the programming process. Therefore 
any product term can be connected to the true or 
complement of any input. When both the true and 
complement connections of any input are left intact. a 
logical false results on the output of the AND gate. If 
both the true and complement connections of any 
input are programmed open, then a logical "don't 
care" results for that input. If all inputs for a product 
term are programmed open, then a logical true results 
on the output of the AND gate. 
A dramatic improvement in the flexibility of 
programmable logic is achieved in the AL TERA EP300 
through programmable 1/0 architecture. Each output 
can be combinatorial 1 i.e. direct output of the OR gate 1 
or registered I i.e. output through a D type flip-flop!. 
Both types of output can also be inverted. Inde-
pendent of the output mode, the feedback can be 
programmed to be combinatorial, registered, 1/0 I i.e. 
directly from the pin I, or none. These features enable 
the user to optimize the device for precise application 
requirements. 
FIG. 2 LOGIC ARRAY MACROCELL 
To improve functionality. the AL TERA EP300 
has additional Synchronous Preset and Asynchro-
nous Reset product terms. These terms are connected 
to all D-type Flip-Flops. When the Synchronous Preset 
product term is asserted 1 HIGH'· the output register 
will be loaded with a HIGH on the next LOW-to-HIGH 
clock transition. When the Asynchronous Reset 
product term is asserted !HIGH'· the output register 
will immediately be loaded with a LOW •independent 
of the clock 1. An Asynchronous Reset overrides a 
Synchronous Preset request. On power-up, the EP300 
performs the Reset function automatically. 
The EP300 is manufactured using a CMOS 
EPROM process. This advanced process, along with 
built in test features, allows 100% pre-test of each 
programmable connection at the factory. 
Using EPROM technology provides a logic 
chip concept which up until now was unheard of -
Reprogrammable Custom Logic. In the past, regard-
less of whether the user chose full custom, standard 
cell, gate array, PROM's, FPLA's, or fuse program-
mable logic devices, once the custom pattern was 
integrated into a chip, it was not alterable. In contrast 
when using the EP300 the same chip can be erased 
and reprogrammed to correct programming mistakes, 
updates. or design changes. 
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FIG.3 KEY TO LOGIC ARRA V MACROCELL DIAGRAM 
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NOTE: All programmable connections are CLOSED alter UV erase 
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FIG. 5 EXAMPLE 1/0 CONFIGURATIONS 
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FIG. 6 EP300 BLOCK DIAGRAM 
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ABSOLUTE MAXIMUM RATINGS · EP300, EP300-1, EP300-2, EP300-3 
SYMBOl PARAMETER CONDITIOIIS UMITI UIIITI 
vee Supply voltage With ·0.3to6 
v 
Vpp Supply voltage respect .0.3 to 22 
v 
VI Input voltage to ..0.3to6 
v 
vo Output voltage GND ·0.3to6
 v 
lstg Storage temperature -55 to •125 
oc 
DC OPERATING CHARACTERISTICS EP300, EP300-1, EP300-2 
(T A = O"C to 70"C, Vee • 5V ±5%) note (1) 
SYMBOl I'AIIAMETEI COIIDITIOIIS Mil m MAX U
IIT 
II Input leakage current 
v1N • Vee or 
GNO 
-10 10 ,.A 
'oz Output leakage current 
Your= Vee or GND -tO tO ,.A 
lee1 Vee supply current (standby) v1N • Vee or GND 25 35 mA 
viL Input LOW voltage -0.3 
0.8 v 
VtH Input HIGH voltage 2.2 
Vee• v 
0.3 
VOL Output LOW voltage lot= •4.0mA 
0.45 v 
VOH Output HIGH vonage loH • -4.0mA 2.4 
v 
AC CHARACTERISTICS 
(TA • o•e to 70"C. Vee= 5V±5%l note (11 EP-.1 EP-.z EP300 
SYMBOL PARA METE I COIIOITIOII Mill TYP MAX Mil TYP MAX Mill TYP MAX UIIIT 
lpa Input or 1/0 input to non-reQislered output lig9 35 65 25 60 90 ns 
lpzx Input or 1/0 Input to output enable c, • 30pf 35 65 
.., 90 ns 
tpxz Input or 1/0 input to output disable 
fig 9 C1 • 5pF 
note2 
35 65 60 90 ns 
tsu Input or 1/0 input setup time 28 47 62 
45 ns 
'H Input or 1/0 input hold time 0 -15 
0 -15 0 -15 ns 
'cH Clock high time 20 
25 30 20 ns 
teL Clock low time 20 25 
30 20 ns 
'cot Clock to output delay time fig9 22 33 
25 38 
"' 
tpt Minimum clock period (reQister output 30 55 50 75 ns feedback to reQister input via inlernal path) 
ft Max1mum frequency (1/lptl e, = 30pf 33.3 18.2 13.3 20.0 MHZ 
'P2 Minimum clock period (tSU • tC01 l 50 80 
70 100 ns 
f2 Maximum frequency (1/IP2l 20.0 12.5 10.0 15.0 MHZ 
1set Synchronous preset inpul set·up time 28 47 62 45 
ns 
'rst Asynchronous output reset time delay 35 65 20 
45 90 ns 
1e02 Registered feedback through PLA to output. Relative to external clock 45 
75 70 100 ns 
1ee2 Yee supply current (active) 
No toad. 50 40 25 40 mA 
.f = tOMHz 
1. TypicalvaluaarelorT11 = 2S•C.Vcc * sv 
2. Sample tested only, lor an output change ol SOOmV. 
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FIG. 7 SWITCHING WAVEFORMS 
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FIG. 8 SWITCHING WAVEFORMS 
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LOW VOLTAGE OPERATION 
DC OPERATING CHARACTERISTICS EP300-3 
ITA • O"C to 70"C. Vee • 3.0 to 4.5v) note (1) 
IYMIOL PARAMETER CONDITIONS 
MIN TYP MAX UIIT 
II Input leakage current 
v1N • Vee or 
GNO 
-10 10 ,.A 
loz Output leakage current Your • Vee or GNO 
- tO 10 ,.A 
lcc1 Vee supply current (standby) VIN • Vee or GNO 
10 mA 
VIL Input LOW voltage 
-0.3 o.15Vec v 
viH Input HIGH voltage 
o.75vcc Vee• v 0.3 
VoL Output LOW voltage loL • •100,.A 
0.1 v 
VoH Output HIGH voltage 
loH • -100,.A vcc-o.1 v 
AC CHARACTERISTICS . 
(T A 2 O"C to 70"C, Vee · 3.0 to 4.5v) note (1) EP300·3 
SYMBOL PARAMETER CONDITIONS 
Mill TYP MAX UNIT 
IPO Input or 110 input to non-registered output li9 10 
300 ns 
tpzx Input or 110 input to output enable c1 • 30pF 
300 ns 
tpxz Input or 110 input to output disable 
note 2 fig 10 c1 • 5pF 300 ns 
1su Input or 110 input setup time
 200 ns 
IH Input or 110 input hold time 
0 ns 
1cH Clock high time 
100 ns 
1cL Clock low time 
100 ns 
ICO Clock to output delay time fig 10
 150 ns 
lp1 Minimum c
lock period (register output feedback to 
register input via internal path) C1 • 30pF 
250 ns 
f1 Maximum frequency (1/tptl 4.0 
MHz 
'P2 Minimum clock period (ISU • tC01) 
350 ns 
f2 Maximum frequency (1/IP2) 2.8 
MHZ 
I set Synchronous preset input set-up time 
200 ns 
1rs1 Asynchronous output reset time delay 
250 ns 
1C02 Registered feedback through 
PLA to output. Relative to 350 ns 
external clock 
lcc2 Vee supply current (active) 
No load. 15 :1) mA I • 1MHz 
1. Typical values are lor TA ~ 2s•c. Vee • 3V 
2. Sample.t•ted only, lot an output change of 500mV 
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FIG. 9 AC TEST CONDITIONS 
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PROGRAM ERASURE 
The erasure characteristics of the EP300 are 
such that erasure of the programmed connections 
begins to occur upon exposure to light with wave-
lengths shorter than approximately 4000 Angstroms. It 
is important to note that sunlight and certain fluores-
cent lighting could erase a programmed EP300 since 
they have wavelengths in the range of 3000 to 4000 
Angstroms. Extrapolated results suggest that constant 
exposure to room level fluorescent lighting could 
erase an EP300 in approximately 3 years while it would 
take approximately 1 week to cause erasure when 
exposed to direct sunlight. As a consequence if the 
EP300 is to be exposed to these types of lighting 
conditions for extended periods of time then opaque 
labels should be placed over the EP300 window to 
prevent unintentional erasure. 
The recommended erasure procedure for the 
EP300 is exposure to shortwave ultraviolet light which 
has a wavelength of 2537 Angstroms. The integrated 
exposure dose for erasure should be a minimum of 15 
W sec/cm2. The erasure time with this dosage is 
approximately 15 to 20 minutes using an ultraviolet 
lamp with a 12000 ,.wtcm2 power rating. The EP300 
should be placed within 1 inch of the lamp tubes 
FIG. 10 AC TEST CONDITIONS 
r-----<::.J vee 
25KO 
DEVICE OUTPUT TO TEST SYSTEM 
2SKO 
c1 
DEVICE INPUT 
RISE AND FALL 
TIMES<6ns 
FROM OV TO NV 
TIMING REFERENCE POINT • 1.3V 
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during erasure. The maximum integrated exposure 
dose that an EP300 can be exposed to without damage 
is 7000 Wsec/cm2. This is approximately one week at 
12000 ,.wtcm2. Exposure of the EP300 to high 
intensity UV light for long periods may cause per-
manent damage. 
FUNCTIONAL TESTING 
The EP300 is fully functionally tested and 
guaranteed through complete testing of each program-
mable EPROM bit and all internal logic elements. 
As s result traditional problems associated 
with the programming yield of fusible programmable 
logic circuits are avoided. 
Additionally, to assist rapid testing of the 
EP300. a special test pre-conditioning mode is 
available. 
This mode is entered by raising pin 9 to VHH 
and controlling data pre-conditioning with pin 1 1see 
figure 11 1. The pre-conditioning mode permits any of 
the states that the EP300 could attain to be reached 
directly without the need for extensive input sequences 
to attain the desired state. 
42 
PRECONDITIONING MODE · · ·. · ·· 
A.C. CHARACTERISTICS , . 
(TA = o•c to 1o•c Vee = sv+S'lbi vHH = 21V ± O·SV) 
-
SYMBOL PARAMETER 
tsg Setup time of Pin 9 going to 
VHH with respect to Clock 
falling edge 
IHII Hold time of Pin 9 (going from 
VHH to VIL or V!H I with respect 
to Clock falling edge 
ISUI Setup time of all preload 
inputs with respect to Clock 
rising edge 
teoP Output delay time (Register 
to outpul l after Clock 
rising edge 
tzl Output 3-state delay time 
after assertion of Pre-
load (Pin 9 = VHH ) 
tz2 3-state delay time of external 
device driving in after clock 
rising edge 
FIG. 11 PRECONDITIONING WAVEFORM 
CONDITIONS MIN TYP MAX UNIT 
100 ns 
0 ns 
100 ns 
100 ns 
200 ns 
15 ns 
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The EP300 contains a programmable design 
security feature that controls the access to the data 
programmed into the device. If this programmable 
feature is used a proprietary design implemented in 
the device cannot be copied nor retrieved. This 
9 
- -... 
--< NEXT
 IT ATE 
OAIVINOOUT 
PRELOAD I....,TS 
DAMNQtH 
enables a high level of design control to be obtained 
since programmed data within EPROM cells is 
invisible. The bit that controls this function. along with 
all other program data, may be reset simply by erasing 
the device. 
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PROGRAMMING.I)EVELOPMENT TOOLS 
The EP300 is supported by an advanced 
programming development system that facilitates 
accurate and rapid product development. 
The software system, known as A+PLUS, is 
the Alters Programmable logic User System which 
supports multiple design entry techniques that in-
clude: 
• Schematic diagram entry ... PC-CAPS. DASH-2 
• Interactive netlist entry ... NetMap 
• Boolean equation entry ... NetMap 
The typical development environment used for this 
software would be an IBM Personal Computer and 
equivalent machines with the following configuration: 
• Dual floppy disk drive or hard disk drive 
• M$-DOS operating system version 2.0 or 
later release 
• 384K memory 
• Altere device programming card and unit 
The output of A+PLUS Is a data file in a 
standard JEDEC format. The EP300 can then be 
programmed using the programming card. 
FIG.12 
The EP300 is also supported by ABEL 
(Advanced Boolean Expression Language) which 
is available from DATA 110 and by CUPL (Compiler 
for Universal Programmable Logic) from Assisted 
Technology. All of these development programs 
produce standard JEDEC data files that are compat-
ible with a variety of programming hardware 
including AL TERA LogicMap; Stag Microsystem's 
PPZ and ZL30 products and DATA I/O's LogicPak 
with programming/test adapter 303A-009. 
. ·--OESIG-N RECOMMENDATIONS· ··· . . 
10 
Operation of devices described herein with 
conditions above those listed under "Absolute 
Maximum Ratings" may cause permanent damage to 
the device. This is a stress rating only and functional 
operation of the device at these or any other con-
ditions above those indicated in the operational 
sections of this data sheet is not implied. Exposure to 
absolute maximum rating condition for extended 
periods may affect device reliability. These devices 
contain circuitry to protect the input against damage 
to high static voltages or electric fields; however, It Is 
advised that normal precautions be taken to avoid 
application of any voltage higher than maximum rated 
voltages to this high-impedance circuit. For proper 
operation. it is recommended that input and output 
pins be constrained to the range GND :5 (Vin or Vout) 
:5 Vee. Unused inputs must always be tied to an 
appropriate logic level (e.g. either Vee or GND). 
For optimum DC and AC performance all 
unused product terms should be programmed with all 
AND connections open excepting (anyl two inputs 
and their associated complements. 
PACKAGE OUTLINE 
ORDERING CODES: 
EP300 EP300-1 
EP:l00-2 EP:l00-3 
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EP1200 ERASABLE 
PROGRAMMABLE LOGIC DEVICE 
FEATURES · · 
• EPROM technology programmable LSI 
replacement for conventional fixed logic. 
• Programmable Macrocell & 1/0 architecture: 
up to 36 inputs or 24 outputs. 28 Macrocells 
including 4 buried state registers. 
• All inputs are latchable with a programmable 
latch feature. 
• Low power: 15mW typical standby 
dissipation. 
• Typical usable equivalent gate count of 1200 
2-input NAND gates. 
• Advanced architecture features including 
programmable output type (active 
high/active low), register by-pass and reset 
controls. 
• Programmable clock system for input latches 
and output registers. 
• Product-term sharing and local bus 
architecture for optimized array 
performance. 
• Compatible with LS TIL and 74HC CMOS 
logic. 
• Register pre-load and erasable array for 
100% generic testing. 
GENERAL DESCRIPTION · 
The Altere EP1200 is an LSI logic 
circuit that can be programmed to provide 
logic replacement for conventional SSI and 
MSIIogic circuits. 
The EP1200 contains CMOS EPROM 
(floating-gate) elements that control the logi-
cal operation of the device. The device can 
typically provide equivalent performance to 
1200 gates of SSI and MSilogic. The EPROM 
technology enables the logic designer to rapid-
ly program the device and make design 
changes after erasing for just a few minutes. 
The same technology also permits 100% fac-
tory testing of all elements within the device. 
The CMOS technology reduces power 
consumption to less than 10% of equivalent 
bipolar devices without sacrificing speed 
performance. 
To implement general purpose logic 
the EP1200 contains the familiar sum-of-pro-
duct PLA structure with a programmable AND 
and fixed OR array. The design uses a range of 
OR gate widths to accommodate logical func-
tions without the overhead of unnecessary 
product-terms nor the speed penalties of pro-
grammable OR structures. 
A segmented PLA design that pro-
vides local and global connectivity also op-
timizes the performance of the EP1200. 
The EPt200 contains innovative ar-
chitectural features that provide significant 
1/0 flexibility and maximize performance with-
in a conventional dual-in-line package. 
CONNECJ'ION DIAGRAM . . :. 
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FUNCTIONAL DESCRIPTION 
The EP1200 is an LSI erasable programmable 
logic device (EPLD) which uses EPROM technology 
to configure connections within a programmable logic 
array. The device has a programmable 110 architec-
ture that provides options to change inputs, outputs 
and logical function of the device. 
The internal architecture is based on 28 Macro-
cells each of which contains a PLA and a program-
mable 110 block that can be programmed to create 
many different logic structures. This powerful 110 
architecture can be configured to support both active-
high, active-low, 3-state, open-drain and bi-directional 
data ports or act as an input, all on a 4-bit wide basis. 
All Inputs to the circuit may be latched, 
including the 12 dedicated input pins. 
The Macrocells share a common program-
mable clock system that controls clocking of all 
registers and input latches. The device contains 8 
modes 9f clock operation that allow logic transition to 
take place on either rising or falling edges of the clock 
signals. 
The primary logic array of the EP1200 is seg-
mented into two symmetrical halves that communicate 
via global bus signals. The main arrays contain some 
15104 programmable elements representing 236 
product terms each containing 64 input signals. 
Macrocells in each half of the circuit are 
grouped together for architecture programming. 
These banks of four Macrocells can be further 
programmed on an individual Macrocell basis to 
generate active high or active low outputs of the logic 
function from the PLA. 
The circuit further contains four Macrocells 
whose outputs are only fed back into the array to 
create buried-state functions. The feedback path may 
be either the registered or combinatorial result of the 
PLA output. The use of buried state Macrocells 
provides maximum equivalent logic density without 
demanding higher pin-count packages which con-
sume valuable board space. 
FIG. 1 EP1200 MACROCELL 110 ARCHITECTURE REGISTER INPUT 
ARRAY 
64 INPUT 
ANOGATU 
VARIABlE PRooucT ·TERM 
011 GATE 
410 16 TERMS 
RESET 
OVTPUT ENASLE 
CLOCK 
1/0 ARCHITECTURE · . ·:· 
The lnpuVOutput architecture of the EP1200 
Macrocells can be programmed using both static and 
dynamic controls. The static controls remain fixed 
after the device is programmed whereas the dynamic 
controls may change state as a result of the signals 
applied to the device_ 
BY·PASS CONTROL 
REGISTER BY-PASS 
MULTIPLEXER 
OUTPUT 
INPUT -FEEDBACK 
MUI. TIPI.EXER 
2 
INPUT~TCH 
ENABLE 
EPROM 
CONTROL 
BIT 
The static controls set the inversion logic. 
register by-pass and input feedback multiplexers. In 
the latter two cases these controls operate on four 
Macrocells as a bank. The buried-state registers have 
simpler controls which determine if the feedback Is to 
be registered or combinatorial. 
The dynamic controls consist of a program-
mable input latch-enable, as well as reset and output-
enable product terms. The latch-enable function is 
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common throughout the EP1200 and is programmed 
by the clock control block but may also be driven by 
input signals applied to pin 1 (see clock modes Table 
1 ). The reset and output-enable controls are logically 
controlled by single product terms (the logic AND of 
programmed variables in the array). These terms have 
control over banks of four Macrocells. 
The output-enable control may be used to 
generate architecture types that include bi-directional. 
3-state. open-drain or input only structures. 
BUS STRUCTURE . . . · 
The two identical halves of the EP1200 com-
municate via a series of busses. The local bus structure 
that is used for communication within each half of the 
chip contains 16 conductors that carry the TRUE and 
COMPLEMENT of 8 local Macrocells. 
The global bus is comprised of 48 conductors 
FIG. 2 SHARED PRODUCT-TERM CIRCUITS 
In this illustration a small group o/4 product-terms is 
shared by groups containing 8 product-terms each. 
This leature is most useful In counter applications 
where common terms exist in the functions. 
3 
that span the entire chip which carry the TRUE and 
COMPLEMENT of primary inputs (pins 2 through 7 
and 33 through 38), signals from 4 Buried Registers. as 
well as the global outputs of 8 Macrocells in groups 
A-3 and B-3. 
SHARED PRODUCT TERMS 
Macrocells9.10,11,12,17,18,19and20have 
the facility to share a total of 16 additional product 
terms. The sharing takes place between pairs of 
adjacent macrocells. This capability enables, for 
example, Macrocells 9 and 10 to expand to 16 and 8 
effective product terms respectively and for Macro-
cells 11 and 12 both to expand to 12 effective product 
terms. Figure 2 shows this sharing technique in 
detail. This facility is primarily of use in state machine 
and counter applications where common product-
terms are frequently required among output functions. 
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MACROCELL- BUS INTERFACE 
The Macrocells within an EP1200 are intercon-
nected to other Macrocells and inputs to the device via 
three internal data buses. 
The product-terms span the entire bus struc-
ture that is adjacent to their Macrocell so that they may 
produce a logical AND of any of the variables (or their 
complements) that are present on the buses. 
Macrocells all have the ability to return data to 
the local or global bus. Feedback data may originate 
from the output of the Macrocell or from the 1/0 pin. 
Feedback to the global bus communicates throughout 
the part. Macrocells that feedback to the local bus 
communicate to only half the EP1200. Connections to 
FIG. 3 MACROCELL BUS STRUCTURE 
At each intersecting point in the logic array 
there exists an EPROM· type programmable connec· 
tion. Initially, all connections are complete. This means 
that both the true and complement of all inputs are 
connected to each product-term. Connections are 
opened during the programming process. Therefore 
any product term can be connected to the true or 
complement of any input. When both the true and 
complement connections of any input are left intact, a 
logical false results on the output of the AND gate. If 
both the true and complement connections of any 
input are programmed open, then a logical "don't 
FIG.4 
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and from the signal busses are made with EPROM 
switches that provide the reprogrammable logic 
capability of the circuit. 
Macrocells in groups A-3 and 8-3 and the 
buried registers all have global bus connections while 
Macrocells in groups A-1, A-2, and 8-1, 8-2 have local 
bus connections. Figure 3 illustrates the local and 
global bus connections. Advanced features of the 
AL TERA development system will, if desired, automatic-
ally select an appropriate Macrocell to meet both the 
logic requirements and the connection to an appropri-
ate signal bus to achieve the interconnection to other 
Macrocells. 
care" results for that input. If all Inputs for a product 
term are programmed open, then a logical true results 
on the output of the AND gate. 
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CLOCK MODE CONTROL 
The EP1200 contains two internal clock data 
paths that drive the input latches (transparent 7475 
type) and the output registers. These clocks may be 
programmed into one of 8 operating modes. Figure 4 
shows a typical Macrocell which is driven by the 
master clock signal CLK and the input latch-enable 
signaiiLE. 
TABLE 1 CLOCK PROGRAMMING 
PROGRAMMED INPUT SIGNALS 
MODE ARE LATCHED WHEN: 
8 CLK1 .f\_ (PIN1 l 
1 CLK1 ~ (PIN1 l 
2 INPUTS NOT LATCHED 
3 INPUTS NOT LATCHED 
4 
CLK1 J\... tPIN1 i 
5 CLK1 ~ (PIN1 l 
6 
CLK1 J\... tPIN1 1 
7 CLK1 ~ (PIN1 ) 
The master clock signal is input via pin 1. In 
programmed modes 4, 5. 6 and 7 a second clock is 
required which is input via pin 38. Table 1 shows the 
operation of each programming mode. 
Care is required when using any of the two-
clock modes to ensure that timing hazards are not 
created. 
OUTPUT REGISTERS CLOCK 
CHANGE STATE WHEN: CONFIGURATION 
CLK1 ~ 1 CLOCK (PIN1 1 
CLK1 
(PIN1 l _r 1 CLOCK 
CLK1 ~ 1 CLOCK (PIN1 1 
CLK1 
_r 1 CLOCK (PIN1 l 
CLK2 
-x.. 2CLOCKS tPIN381 
CLK2 
-x.. 2CLOCKS tPIN381 
CLK2 
_r 2CLOCKS (PIN38l 
CLK2 f 2CLOCKS (PIN381 
FIG. 5 PROGRAMMABLE CLOCK CONTROL SYSTEM 
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ABSOLUTE MAXIMUM RATINGS 
Note· See Design Recommendations 
SYMBOL PARAMETER CONDITIONS MIN MAX UN
ITS 
Vee Supply voltage -o.5 6
.0 v 
Vpp Programming supply voltage With respect ..().5 20.0 v 
V1 DC INPUT voltage to
GND 
-0.5 Vcc+0.5 v 
Icc DC Vee current +100.0 
mA 
Tsro Storage temperature -40 +125 
•c 
T.wa Ambient temperature Under bias -10 +85 •
c 
RECOMMENDED OPERATING CONDITIONS 
SYMBOL PARAMETER CONDITIONS MIN MAX UNITS 
Vee Supply voltage 4.75 5.25 v 
V1 INPUT voltage 0 Vee v 
Vo OUTPUT voltage 0 Vee v 
TA Operating temperature 0 70 •c 
TR INPUT rise time 500 nS 
TF INPUT fall time 500 nS 
DC OPERATING CHARACTERISTICS · ... 
TA = o• to 70°C. Vee= 5.0V:!:5'11. 
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNIT 
VIH 
HIGH level 2.2 Vee+0.3 v 
input voltage 
VIL 
LOW level 
input voltage 
-o.3 0.8 v 
VoH 
HIGH level to = -4.0mA DC 2.4 v 
output voltage 
VOL 
LOW level 
output voltage 
lo "" 4.0mA DC 0.45 v 
h Input leakage current V1 =Vee or GND :!:10.0 ~ 
loz 
3-state output Vo = Vee or GND :!:10.0 ~ 
off-state current 
lcc1 Vee supply current (standby) 
V1 = Vee or GND 3.0 mA 
lo=O 
leC2 Vee supply current (active) No
 load 50 mA 
f = 10 MHz 
a 
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AC CHARACTERISTICS 
(TA = ooc to 70°C, Vee= 5V±5'111l Note (1) 
EP1200-1 EP12G0-2 EP1200 UNIT 
Symbol Parameter Conditions Min Typ Max Min Typ Max 
Min Typ MIX 
tPO 
Non-registered input or 1/0 Fig. 8 55 70 95 ns input to non-registered output 
tpzx 
Non-registered input or 1/0 C1 = 30p1 55 70 95 ns 
Input to output enable 
Non-registered Input or 1/0 Nole i2l. 
tpxz l'lg. l 55 70 95 
ns 
input to output disable c. •S.,. 
tsu 
Non-registered input or 1/0 40 50 65 ns 
input to output register set-up 
tH 
Non-registered input or 1/0 0 0 0 ns 
input to output register hold 
lcH Clock high time 
Fig. 8 25 30 35 ns 
teL Clock low time c, =30pf 25 30 35 ns 
tco1 Clock to output delay 25 30 35 ns 
Minimum clock period (regis-
.,, ter ouput feedback to register 50 60 80 ns 
input- Internal path) 
,, Maximum frequency (1/tPI ) 20 16.6 12.5 MHz 
tpz Minimum 
clock period 65 80 100 ns (tsu + lcOI ) 
f2 Maximum frequency (1/tpz) 15.5 12.5 10 MHz 
lAST Asynchronous reset time 55 70 95 ns 
Registered feedback through 
tcoz PLA to output. Relative to 70 85 105 
ns 
external clock 
IlLs S
et up time for 0 
latching Inputs 
0 0 ns 
fJLH 
Hold time for 15 
latching inputs 
20 25 ns 
lc1C2 
Minimum clock 1 to 40 
Clock 2 delay 
50 65 ns 
fJLOFS 
Input latch to D-FF 40 50 65 
setup time 
ns 
D-FF to input latch 
Mode o, 1 
toFlLS setup time 
25 30 35 ns 
tP3 
Minimum period for a 65 85 100 ns 
2-clock system (fciC2 + teo1 l 
f3 Maximum frequency (1/tP3) 15.5 12 10 MHz 
1. Typical values are for TA = 25°C, Vee = 5V 
2. Sample tested only for an output change of 500 mV 
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PROGRAM ERASURE 
The erasure characteristics of the EP1200 are 
such that erasure of the programmed connections 
begins to occur upon exposure to light with wave-
lengths shorter than approximately 4000 Angstroms. It 
is important to note that sunlight and certain fluores-
cent lighting could erase a programmed EP1 200 since 
they have wavelengths in the range of 3000 to 4000 
Angstroms. Extrapolated results suggest that constant 
exposure to room level fluorescent lighting could 
erase an EP1200 in approximately 3 years while it 
would take approximately 1 week to cause erasure 
when exposed to direct sunlight. As a consequence, if 
the EP1200 is to be exposed to these types of lighting 
conditions for extended periods of time, opaque labels 
should be placed over the EP1 200 window to prevent 
unintentional erasure. 
The recommended erasure procedure for the 
EP1200 is exposure to shortwave ultraviolet light 
which has a wavelength of 2537 Angstroms. The 
integrated exposure dose for erasure should be a 
minimum of 15Wsec/cm2• The erasure time with this 
dosage is approximately 15 to 20 minutes using an 
ultraviolet lamp with a 1200 p.W/cm' power rating. 
The EP1 200 should be placed within 1 inch of the lamp 
tubes during erasure. The maximum integrated expo-
sure dose for an EP1200 without damage is 7000 
Wsec/cm2• This is approximately one week at 12000 
p.W/cm2• Exposure of the EP1 200 to high intensity UV 
light for long periods may cause permanent damage. 
The EP1200 may be erased and re-program-
med as many times as needed using the recommended 
erasure exposure levels. 
FUNCTIONAL TESTING · 
The EP1200 is fully functionally tested and 
guaranteed through complete testing of each pro-
grammable EPROM bit and all internal logic elements 
including buried state registers. 
As a result, traditional problems associated 
with fuse-programmed circuits are eliminated. The 
erasable nature of the EP1200 allows test program 
patterns to be used and then erased. This facility to use 
application-independent, general purpose tests is 
called generic testing and is unique among user-
defined LSI logic devices. 
To enable functional evaluation of counter 
and state-machine applications, the EP1200 contains 
register pre-load circuitry. This can be activated by 
interrupting the normal clocked sequence and ap-
plying VHH on pin 2 to engage the pre-load state. 
Under these conditions the flip-flops in the EP1200 
can be set to any logical condition and then return to 
normal operation. This process simplifies the input 
sequences necessary to evaluate counter and state-
machine operations. 
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DESIGN RECOMMENDATIONS 
If operated with stresses above those liated 
under" Absolute Maximum Ratings" the device may be 
permanently damaged. This is a stress rating only, and 
functional operation of the device at these or any other 
conditions above those indicated in the operational 
sections of this data sheet is not Implied. Exposure to 
absolute maximum rating condition for extended 
periods may affect device reliability. These devices 
contain circuitry to protect,the input against damage 
to high static voltages or electric fields; however, It is 
advised that normal precautions be taken to avoid 
application of any voltage .,igher than maximum rated 
voltages to this high-impedance circuit. For proper 
operation, it Is recommended that Input and output 
pins be constrained to the range GND s (Vin or Vout) 
s Vee. Unused inputs must always be tied to an 
appropriate logic level (e.g., either Vee or GND). 
In normal operation VeeNPP (pin 40) should 
be connected directly to Vee (pin 39). 
PACKAGE OUTLINE . 
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PROGRAMMING DEVELOPMENT TOOLS 
The EP1200 is supported by an advanced 
programming development system that facilitates 
accurate and rapid product develorment. 
The software system, known as A+PLUS, is the 
Altera Programmable Logic User System which 
supports multiple design· entry techniques that in-
clude: 
• Schematic diagram entry . . . . . . . PCCAPS 
• Interactive netlist entry . . . . . . . . . . . Net Map 
• Booiean equation entry .. Altera Design File 
The typical development environment used for this 
software would be an IBM Personal Computer and 
equivalent machines with the following configuration: 
• Dual floppy disk drive or hard disk drive 
• MS-DOS operating system version 2.0 or 
later release 
• 384K memory 
• Altera device programming card and unit 
The output of A+PLUS is a data file in a 
standard JEDEC format. The EP1200 can then be pro-
grammed using the programming card. 
ALTERA PROGRAMMABLE LOGIC USER SYSTEM 
BOOI.EAN EQUATION 
OU11•CUC"N3 
OU13•Q.IC"fth 
IN3•1111•1 
..... 
IPtiOO 
UNIVERIAL INTEMCTIYE 
USER INTEAfiiCE 
CHMOS is a trademark of Intel Corporation, IBM is a registered 
trademark of International Business Machines. Inc .• A+PLUS, 
NetMap and LogicMap are trademarks of Altera Corporation. 
ALTERA does not assume any liability arising out of the application 
Of use of any product described herein; neither does il convey any 
license under its patent rights nor the rights of others. ALTERA 
reserves the righllo make changes at any lime in order to improve 
reliability, function or design and to supply the best product 
possible. 
ALTERA cannot assume any responsibility for any circuits shown or 
representlhallhey are free from patent infringement 
Copyright C> 1984, 1985 ALTERA Corporation. 
PATENT PENDING 
12 
ALTERA CORPORATION 
3525 MONROE STREET, 
SANTA CLARA, CA 95051 
(408) 984-2800 
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